Overview
PeakView EM Designer, EMD™ is a fast, 3D, full-wave and high-precision electromagnetic solver for on-chip passive device synthesis. EMD™ has an extensive synthesis library of parameterized devices aiding designers as they explore, design and adjust advanced components in preparation for circuit simulation and optimization.
In addition to a comprehensive standard library of passive device topologies, users have the flexibility to script customized PCircuits – parameterized EM devices – tailored to meet their specific design requirements.
EMD™ offers complete automation of the EM device synthesis flow through seamless integration of PeakView™ models into the Virtuoso® design environment. Ease and efficiency of EM design, combined with speed and high precision solver accuracy, provides a state-of-the-art EM solution for modern IC processes. EMD™ further facilitates electromagnetic analysis by including the PeakView PBM™ (Physics-based Model) feature that generates compact RLCK models preserving DC inductance and resistance.
EMD™ generates high quality EM data for passive devices that closely correlates to silicon measurements from major foundries and IC design companies.
Benefits
- Full-wave EM Device Synthesis with a Standard Library and Extensibility
PeakView EMD™ provides full-wave EM device synthesis for advanced on-chip passive structures. The standard PCircuit library consists of a broad selection of parameterized devices, and is further extensible with Python code for user-defined devices.
- Accuracy, Performance and Capacity
PeakView’s patented EM solver combines high accuracy, computational performance and the capacity needed to analyze complex layouts with devices, interconnect and PCB interfaces.
- Physics-Based Modeling
A key benefit of working with EMD™ is the choice of using compact RLCK models for EM devices called Physics-Based models (PBM™). These circuit equivalent models are guaranteed to be passive and preserve DC inductance and resistance.
- Circuit and EM Co-Simulation
EMD™ provides a powerful feature for running circuit and EM co-simulation driven from Virtuoso® Analog Design Environment (ADE). Users are able to sweep parameters of synthesized devices within ADE. PeakView™ computes the EM results and updates the simulation net-list for each iteration of the sweep.
- Powerful Python Based PCircuits
PeakView PCircuit™ is Python based parameterized cell. Compared to traditional PCells, it provide easy access to a rich library of parameterized physical structures in Python, the high-level interpretive language, which offers superior ease of use and performance advantages over other interpretive languages. It also seamlessly integrated with PeakView’s EM engine and popular layout editor.
- Process Independent
Like other PeakView tools, EMD and PCircuits are process independent. The required layer stacking profile can be easily converted from industry standard layer information files such as iRCX, ITF or ICT, hence its effortless to switch foundries or process nodes.
EMD™ Flow
With PeakView EMDTM, users have the choice to either: 1. instantiate a component from the standard PCircuit Library using a pull-down menu from the GUI, or, 2. import a customized PCircuit with user-defined geometry and design parameters that is scripted with Python. Example PCircuit geometries are shown in the following figure.
Example PCircuits: (a) customized symmetric multi-level inductor (b) line pairs with shield lines (c) customized bow-tie (d) patterned ground shield (PGS) (e) X-lines (f) guard ring (g) advanced balun (h) finger-caps
EMD™ feature offers passive device EM synthesis and optimization capability that ensure optimized device performance. What differentiates EMD™ from other EM tools is its “Sweep and Synthesis” feature which helps designers not only optimize performance but also as a way to study the physical sensitivity of parameters. During sweeping, PeakView™ generates a family of child cells corresponding to each point in the range.
The following figure shows a specific PCircuit is selected and set baseline EMD synthesis target for 230pH at 10 GHz, once baseline condition is selected and locked in, user can then to optimize the quality factor Q via parameter sweeping, the parameter chosen here is the device’s winding width, and sweeping value from 10μm to 40μm with 7 data points:
Design optimization using PeakView™ sweep function
Another major feature of EMD™ is the capability to synthesize EM components with specified target values. PeakView electromagnetically analyzes all of the generated circuit topologies and automatically creates the necessary cell views. The generated views (i.e. schematic symbols, DRC clean layouts, S-parameter and Physics-Based models) are then synced to the Virtuoso® Design platform.
EMD™ Flow
EMD™ Features
Advanced EM Modeling Features
1. PCircuit EM Device Synthesis
Users can choose from the standard PCircuit library consisting of a wide-ranging collection of sophisticated parameterized devices that includes inductors, baluns, transformers, transmission lines, capacitors and many other popular topologies:
- Built-in devices: PCircuits come with the software and ready to be used upon installation, it covers 90% of the passive device needs from designers
- Special or advanced devices: These are some of the more complex and specialized devices that’s available upon request, it goes above and beyond of typical devices, such as transformers, T-coil, balun, pyramid inductors.
- Dynamic PCircuits: These are the add-on circuits for the core passive devices, such as guard rings, patterned-ground shields, etc. The key advantage is these dynamically adjustable PCircuits is that these can be added to the device of interest and simulated to manifest their effects on core devices, such as L and Q values.
Enhanced DPcircuit “PGS_AdvNode” allow user to select the layers for the pattern ground shield. User can select the “top layer” from the drop-down list, and the next layer will be used as the bottom layer. Also, the values for “spacing” and “width” will be automatically adjusted to meet DRC rules defined in the profile.
PGS_Adv(Left) vs PGS_Regular (Right)
Benefits: Pattern Ground Shield (PGS) plays an important role for on-chip passive device design.
- PGS enhances Q by blocking the substrate displacement current loss.
- PGS provides better EM isolation for EM devices.
- PGS must avoid current loop and use lower metal layers to minimize extra capacitance.
- PGS supports stringent DRC (0˚, 90˚ are not permitted between the same metal layer, 45˚, 135˚ are never permitted, 90˚ is allowed between two different metal layers) for advanved node.
Peakview simulation shows that with advanced node PGS, Q value of an octagon inductor increases considerably.
Quality Factor improvement using PGS_Adv
Inductors with advance node PGS provides 20dB better common-mode EM isolation. Inductors with advance node PGS operating in differential-mode maintain -55dB EM isolation at 1 GHz.
EM isolation results using PGS
“MF_Square” and “MF_RectCross” has been built into “DPcircuits” list for automatic metal fill generation. “MF_Square” generate square shape fills, while “MF_RectCross” is for cross shape. They provide flexibility to the users to parameterize according to their circuit design.
Metal_Fill DPcircuit
PeakView’s patented EM solver combines high accuracy, computational performance and the capacity needed to analyze complex layouts with devices, interconnect and PCB interfaces.
For complete catalog of available PCircuits, please contact us.
EMD™ Dynamic PCircuits besides augmenting the core components via patterned ground shields, guard rings, via fills etc., to achieve optimal design. Designers can also refine and sweep their design parameters and obtain accurate performance estimates from the powerful 3D EM solver.
Passive EM devices can also be synthesized to achieve a range of objectives. Users are able to specify design targets (e.g. inductance value) at certain frequencies, so that optimal designs are generated to match these physical parameters.
EMD™ offers full scripting flexibility with object-oriented Python code to extend the standard PCircuits to create customized passive devices. Customized PCircuits can be loaded into the PeakView GUI in order to perform full-wave EM simulation, synthesis and Virtuoso® layout generation.
Examples of advanced PCircuits library for Transformers and T-Coil automation:
2. CMP Support for Advanced Processes
Metal slotting and fill in PeakView™
EMD™ addresses sub-40nm challenges in advanced processes by using the PeakView™ chemical-mechanical polishing (CMP) option. This feature allows EMD™ to accurately simulate and extract complex wide metal slotting, staggered slotting/striping, and massive via arrays, aiding time-efficient, automated design. It provides comprehensive modeling methods to enable users to model dummy metal fill with their passive devices at all frequency ranges.
PeakView EMD™, in conjunction with CMP™, provides full support for advanced process node DFM requirements during EM synthesis and Layout EM extraction. Designers are able to define their own metal fill and slotting requirements in the PCircuit parameters. During EM synthesis, these rules are considered and PeakView delivers a DRC clean layout with the industry’s most accurate EM and circuit simulation models.
3. Physics-Based Modeling
In addition to purely numerical n-port S-parameter models, PeakView EMD™ provides the option to generate compact RLCK models that guarantee passivity and physical realizability. This option is known as the Physics-Based Modeling (PBM) solution. PBM generates EM models as Spectre or HSPICE compatible equivalent sub-circuits for use in transient circuit simulations. PBM models are guaranteed to be convergent and passive over a user selectable frequency range. PBM preserves the DC inductance and resistance and does not shift the circuit’s operating point. In addition, PBM automatically ensures the model to accurately take into account white noise content.
4. Foundry Adopted and Qualified
Foundry test chip designed with PeakView PCircuits
Lorentz Solution’s foundry user-base regularly utilizes the PeakView™ EM Design platform to design components for their reference flows in RF/AMS processes. PeakView™ is TSMC MS/RF RDK 2.0/3.0 qualified, and it has also established itself as an essential part of GLOBALFOUNDRIES’ AMS reference flow development. An example of a partial die with Peakview modeled inductors (DUTs) and test-keys for a TSMC 20nm process is shown in the figure. For each DUT, PeakView™ assigns different metal fill layers, densities and shapes. The test key structures are designed as open, short and through, useful for the post measurement processing such as de-embedding.
Lorentz Solution, with its deep expertise in building EDA tools for high-speed design and EM simulation, has been a long time partner with leading foundries. This collaboration between Lorentz Solution and foundries has spanned over several technology nodes and resulted in immense advancement in high-frequency design practices, simulation and its validation on silicon.
Tool Integration
1. Circuit and EM Co-Simulation
EMD™ has a Circuit and EM Co-Simulation feature that can be driven from Virtuoso’s Analog Design Environment (ADE). Typically, circuit simulation and EM simulation are two different tasks. Designers use an EM simulation tool to generate a model for a device, and then manually transfer the model to a separate circuit simulation tool. If a parameter of the original device is altered, re-integration of the new model with the simulation tool is required for each new value. With the Co-simulation feature, EM simulation is driven by Circuit simulation in ADE and the device model is generated on the fly. Designers only need to consider the circuit level behavior, and EMD™ generates new device EM models and inserts the models into the net-list automatically. In this manner, users remain in the ADE environment, while PeakView™ handles the EM simulations in the background providing enhanced designer performance.
High-Performance Features
1. Customized Accuracy Types
In addition to pre-configured EM simulation types, PeakView™ has implemented Customized Accuracy Type to enhance the flexibility of accuracy settings and to configure layout processing and EM simulation options. By composing a configuration file, users are able to easily tune the tool such that the entire EM simulation process is optimized for special test cases. This is particularly useful for scenarios where concurrent simulation for structures of varying scales is required.
2. Multi-core Processing and Distributed Computing
In order to maximize the utilization of computing resources, EMD™ takes advantage of PeakView’s multi-core processing capability. Design jobs can be run on compute farms consisting of multi-core machines, as well as on standalone platforms with multi-processor hardware. PeakView™ provides different distributed computing modes to concurrently accelerate the EM modeling. Users are able to specify different frequency points to be simulated on different machines in a compute farm for maximum efficiency of resources.
3. Hybrid Matrix De-composition Technology
PeakView™ has developed a hybrid matrix decomposition technology to achieve rapid solutions for both DC and EM simulation. A set of advanced mathematical methods which combines the advantageous aspects of sparse matrix and dense matrix solution technologies has been implemented in the engine. The overall simulation time is now greatly minimized with the new developments in matrix decomposition methodology.
Silicon Data Correlation
EMD™ simulations confirm excellent correlation to silicon data in advanced process nodes. It has been successfully deployed in characterizing a 20nm process node and verified within a 1-2% margin of error for inductance. A plot of silicon measurement vs. simulation for a single-ended total capacitance of a 1-turn inductor is shown in the following figure.
Total capacitance vs. frequency plot for a 20nm single-turn inductor (courtesy of TSMC)
Supported Formats
- EMD Setup
- iRCX format technology file from TSMC
- ITF format technology file from foundries
- EMD Input
- Standard Library PCircuit
- User-defined PCircuit
- EMD Output
- n-port, Physics-Based EM models.
- Cadence® library views, i.e. DRC clean layout, schematic symbols, etc.
- Platform
- Linux 64 bit, i.e. Redhat and SUSE
- LSF, NC-based computing farm